The trend towards miniaturization in the consumer electronics industry has driven package component sizes down to the design-rule level of early technologies. Crucial in integrated circuit (IC) package technology is that it must deliver higher lead counts, reduced lead pitch, minimum footprint area, and significant volume reduction.

As a result, this has led to semiconductor manufacturers developing the small outline package (SOP), surface-mount memory packaging.